As devices are scaled aggressively into nanometer regime, SiO 2 gate dielectric is approaching its physical and electrical limits. The primary issue is the intolerably huge leakage current caused by the direct tunneling of carriers through the ultrathin oxide. To substantially suppress the leakage current, high-k materials are recently employed by exploiting the increased physical thickness at the same equivalent oxide thickness (EOT). Among them, HfO 2 has been demonstrated to be highly attractive because of its relatively high dielectric constant ͑ϳ25͒, sufficiently large band gap ͑ϳ5.9 eV͒, suitable tunneling barrier height for both electrons and holes ͑Ͼ1 eV͒, and thermal compatibility with contemporary device processes.
Even though HfO 2 films have been shown to be scalable to below 1 nm, 1 there still exist several issues that need to be tackled before they can eventually replace SiO 2 dielectric in production. One of the most important issues for HfO 2 is the charge trapping, which leads to threshold voltage instability. [2] [3] [4] [5] [6] In this work, we investigate the characteristics of charge trapping in the HfO 2 / SiO 2 gate stack with TiN gate electrode. Contrary to most previous reports, 2-6 it is found that hole trapping, rather than electron trapping, prevails in the HfO 2 / SiO 2 gate stack during constant voltage stressing (CVS). By employing the distributed capture crosssection model, 2,3 the behavior of hole trapping can be well predicted over several decades of stress time; that is, charge trapping is caused by the hole filling of as-fabricated traps with distributed capture cross section.
The capacitors were fabricated on p-type (100) silicon wafers with local oxidation of silicon isolation. After HF-last dipping, a 1.1-nm-thick ultrathin oxide layer was grown at 800°C by rapid thermal annealing (RTA) in O 2 . Subsequently, an approximately 5 nm HfO 2 film was deposited by atomic vapor deposition (AVD™) in an AIXTRON Tricent ® system at a substrate temperature of 500°C, followed by N 2 RTA at 500°C for 30 s. A 5000 Å TiN electrode was sputtered and patterned to form gate electrodes. Then, wafers were sputtered with aluminum on the back side, and received a forming gas anneal at 400°C for 30 min. The EOT and initial flatband voltage of the stack before stressing are estimated to be 24 Å and 0.005 V from the high-frequency ͑100 kHz͒ capacitance-voltage ͑C -V͒ curves using UCLA CVC method without considering quantum effect. CVS times. The stress voltage was −3.5 V. One observes that the C -V curve gradually shifts toward negative voltage with stress time. This tendency indicates that hole trapping is the predominant process in the gate stack during stressing. However, the negative flatband voltage shift ͑⌬V fb ͒ may arise from the emergence of positive bulk trapped charges and/or interface charges. To clarify the mechanism responsible for the hole trapping, the conductance of the capacitor is plotted against measuring voltage over several decades of stress time, as shown in Fig. 1(b) . It is found that the conductance peak value and shape only change slightly with stress time. This suggests that charge trapping at the interface states does not play any significant role in ⌬V fb for the HfO 2 / SiO 2 gate stack during CVS. 8 Thus, we conclude that the ⌬V fb is mainly caused by hole trappings in the bulk of HfO 2 layer. This result seems to contradict with most previous works, in which electron trappings in the high-k stacks were shown to be the dominant mechanism responsible for the threshold and flatband voltage shifts. [3] [4] [5] [6] To gain further insight into the trapping mechanism, we employ the so-called distributed capture cross-section model or stretched exponential model 2,3 to describe the trapping behavior. The stretched exponential equation is given by ͉⌬V fb ͉ = ͉⌬V max ͉͑1 − exp͑−N inj 0 ͒ ␤ ͒, where ͉⌬V max ͉, 0 , ␤ are fitting parameters which are related to the total trap density. Here, 0 represents the characteristic capture cross section, ͉⌬V max ͉ denotes the maximum shift in ͉⌬V fb ͉ that occurs after prolonged stressing, and N inj denotes the injected charge density. Figure 2 shows the dependence of ⌬V fb on N inj . It can be clearly seen that the fitting curves (i.e., solid curves) match very well with experimental data (i.e., symbols) over several decades of N inj . In addition, ͉⌬V fb ͉ saturates at larger N inj when the magnitude of the stress voltage is higher than ͉−3.5 V͉. These features imply filling existing hole traps in the high-k gate stacks. The ␤ value is around 0.184 for all stressing conditions indicating that hole traps in the high-k gate stacks possess larger distributed capture cross section than that of electron traps (cf., ␤ ϳ 0.32); 1 while 0 is nearly independent of voltage and its value is about 1.5 ϫ 10 −14 cm 2 . Moreover, it is worthy to note that ͉⌬V fb ͉ increases again as the N inj is larger than 2 ϫ 10 20 cm −2 s at V g = −4.2 V. This phenomenon is thought to be due to additional traps creation.
Not disregarding the success of the distributed capture cross-section model in describing the ⌬V fb during CVS, it is still necessary to explain why the hole trapping is more likely to occur in our high-k gate stacks. We believe this can be explained by the resultant band diagram of the gate stack under V g = −4.2 V stress, as illustrated in Fig. 3 . The parameters, including physical thicknesses, band offsets and the voltage drops across the individual insulators were determined based on our TEM analyses (not shown) and the work function of TiN ͑ϳ4.8 eV͒ presented in previous researches. 9, 10 It can be seen that the probability of hole tunneling from the substrate is much higher than that of electron tunneling from the gate because of the shorter tunnel distance. Therefore, the leakage current is dominated by hole injection. To reinforce this argument, the characteristics of the gate current density ͑J g ͒ as a function of N inj under various CVS conditions (Fig. 4) show that the leakage current decreases with N inj for all stress voltages. This is consistent with hole dominance in the gate stack because only the trapped holes can cause leakage increase if the electron current is dominant component.
In conclusion, hole trappings are firmly observed in the HfO 2 / SiO 2 gate stack with TiN metal gate electrode. The ␦V fb caused by the trapped holes can be well described by adopting distributed capture cross-section model over several decades of stress time during CVS. This phenomenon is attributed to the resultant asymmetric band structure, which favors hole tunneling from the substrate and, in turn, makes the gate stack more susceptible to the hole trapping. 
